<?xml version="1.0" encoding="iso-8859-1"?>
<rss version="2.0" xmlns:content="http://purl.org/rss/1.0/modules/content/">
	<channel>
		
		<title>goepel.com Newsfeed</title>
		<link>http://www.goepel.com/</link>
		<description>GOEPEL electronics is a world class vendor of JTAG/Boundary Scan, Automated Inspection Systems and Automotive Test Solutions.</description>
		<language>en</language>
		<image>
			<title>goepel.com Newsfeed</title>
			<url>http://www.goepel.com/fileadmin/templates/goepel-template/Images/favicon.ico</url>
			<link>http://www.goepel.com/</link>
			<width></width>
			<height></height>
			<description>GOEPEL electronics is a world class vendor of JTAG/Boundary Scan, Automated Inspection Systems and Automotive Test Solutions.</description>
		</image>
		<generator>TYPO3 - get.content.right</generator>
		<docs>http://blogs.law.harvard.edu/tech/rss</docs>
		
		
		
		<lastBuildDate>Tue, 31 Aug 2010 06:50:00 +0200</lastBuildDate>
		
		
		<item>
			<title>New GATE Partner in Taiwan</title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=545&#38;cHash=2e78abef39</link>
			<description>GOEPEL electronic announces the extended incorporation of Forward System Technologies Inc. into the...</description>
			<content:encoded><![CDATA[<p>GOEPEL electronic, worldwide leading vendor of JTAG/Boundary Scan solutions compliant with IEEE1149.x announces the extended incorporation of Forward System Technologies Inc. (Forwardstech) into the global alliance program GATE™ (GOEPEL Associated Technical Experts).</p>
<p>The focus of the cooperation is the integration of the leading JTAG/Boundary Scan solutions &nbsp;&nbsp;SCANFLEX<sup>®</sup> related to SYSTEM CASCON<sup>TM</sup> as well as SCANBOOSTER<sup>TM</sup> technology in their functional test solutions. Forwardstech has got a lot of experience by using the wide range of Agilent test systems, thus, the customer will get a total test solution from one source.</p>
<p>“We have added another GOEPEL electronic supporting GATE<sup>TM</sup> program member to enhance our technical support in Taiwan.” says Ralph Dressler, the regional GATE<sup>TM</sup> Program Manager at GOEPEL electronics Asia. ”By this way we like to address more developers in Taiwan to use and integrate the forward-looking JTAG/Boundary Scan technology in their products.”</p>
<p>“Forward System Technologies Inc. always focus on and dedicate to help customers to achieve their business goals from professional testing solution and integration ways to raise productivity and efficiency throughout all the output procedures.” says Hawk Lu, Chief Technical Officer at Forwardstech. “Based on the same vision, we are so honoured to be the strategic GATE<sup>TM</sup> member of GOEPEL electronic. Especially in the field of JTAG/Boundary Scan, we may acquire many kinds of technical knowledge which could help us to deliver the highest quality solution to our customer. And we do think that’s the main reason why we are so appreciate for this precious participation in GOEPEL electronic’s troops.”</p>
<p>The company was incorporated into the GATE™ program as a Select Member and will be active in Taiwan. Forwardstech has well educated professional stuff and so it’s also a strong partner for hold seminars and trainings on customer requests.</p>]]></content:encoded>
			<category>Boundary Scan</category>
			
			
			<pubDate>Tue, 31 Aug 2010 06:50:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title>GOEPEL electronic appoints Datest Corp. as next  Center of Expertise</title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=544&#38;cHash=1b84d67229</link>
			<description>GOEPEL electronic has appointed Datest Corp. as Center of Expertise (COE) for the service and...</description>
			<content:encoded><![CDATA[<p>GOEPEL electronic has appointed Datest Corp. as Center of Expertise (COE) for the service and support of the company’s worldwide unrivalled JTAG/Boundary Scan technology compliant with IEEE Std. 1149.x. Located in Fremont, CA, Datest offers comprehensive PCBA test, inspection and rework services. The new strategic alliance expands the resources available for local application support and test program development service for GOEPEL electronic’s JTAG/Boundary Scan products in the North American market.</p>
<p>The scope of the agreement includes membership in the global alliance program GATE™ (GOEPEL Associated Technical Experts). As part of the cooperation, Datest will offer GOEPEL electronic’s U.S. customers extensive services in the domain of design for testability (DFT) and direct application support, as well as training and integration services for GOEPEL electronic JTAG/Boundary Scan products. </p>
<p>“The services provided by Datest are a perfect addition to our product portfolio of intelligent solutions for extended JTAG/Boundary Scan,” says Heiko Ehrenberg, Managing Director and regional GATE<sup>™</sup> manager of GOEPEL electronic’s U.S. subsidiary GOEPEL electronics LLC in Austin, TX. “By combining our competences, we are going to be in an even better position to accommodate the demands of the U.S. market for excellent JTAG/Boundary Scan test strategies and respective equipment and services in a comprehensive way.”</p>
<p>“We are delighted and energized by the formation of this new partnership, and we are flattered to have been selected by GOEPEL electronic to become a coveted Center of Excellence,” said Robert Boguski, President of Datest. “Together, we expect to reach new markets and promote new applications in a focused, disciplined approach. Datest’s 26 years of leadership in PCBA test and test engineering complements GOEPEL electronic’s 19 years of relentless innovation in JTAG/Boundary Scan. As partners, we will be unbeatable in the high-end high-density test marketplace, offering integrated test solutions and test system demonstrations to our clients throughout the Western U.S. and beyond.”</p>]]></content:encoded>
			<category>Boundary Scan</category>
			
			
			<pubDate>Mon, 23 Aug 2010 15:13:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title>In-System Emulation Technology VarioTAP&lt;sup&gt;®&lt;/sup&gt; extended to Freescale ColdFire Architecture</title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=542&#38;cHash=38283b32d5</link>
			<description>GOEPEL electronic has developed a dedicated model library for the Freescale MCF5225x micro...</description>
			<content:encoded><![CDATA[<p>GOEPEL electronic, worldwide leading vendor of JTAG/Boundary Scan solutions compliant to IEEE Std.1149.x, has developed a dedicated model library for the <b>Freescale MCF5225x micro controller with ColdFire<sup>®</sup> V2 architecture</b> to support the innovative emulation technology <b>VarioTAP<sup>®</sup>.</b></p>
<p>The libraries, described as VarioTAP<sup>®</sup> models, are structured modularly as intelligent IP and enable a complete fusion of Boundary Scan test and JTAG emulation by employing the BDM debug interface. VarioTAP<sup>®</sup> covers various functions from on-chip Flash programming to emulation test on system level. &nbsp;</p>
<p>“In particular, customers in the field of industrial control have been asking for VarioTAP<sup>®</sup> support for the MCF5225x series.” Said Stefan Meissner, GOEPEL electronic’s spokesman. “In addition to supporting the architecture, we are continuously extending the provision of test and programming IP’s for Freescale processors.”</p>
<p>Users of the new VarioTAP<sup>®</sup> models are able to combine structural Boundary Scan tests with functional emulation tests for dynamic components as well as high-speed programming on one platform in just one run. The Boundary Scan or BDM signals are controlled by the recently introduced new <b>SCANFLEX<sup>®</sup> hardware TIC020</b> with programmable Multi Bus interface.&nbsp;&nbsp; </p>
<p>The adaptive streaming technology of the TAP signals allows emulation tests to be executed in parallel or interactively with Boundary Scan tests within a test program, whereby the number of TAPs is unlimited. A multitude of possible configurations including multi processor and “Gang” applications is supported. </p>
<p>The use of VarioTAP<sup>® </sup>does not require expert background knowledge, additional development tools or processor-specific pods, which makes the handling easy and uncomplicated.</p>
<p>Due to the OEM cooperation with all leading vendors of In-Circuit Testers (ICT), Manufacturing Defect Analysers (MDA), Flying Probe Testers (FPT) and Functionality Testers (FT), the new solution is available for production with immediate effect.</p>
<p>The new VarioTAP IP models are supported as standard starting from SYSTEM CASCON™ version 4.5.3, and are activated by the licence manager like the system software. SYSTEM CASCON™ is a professional JTAG/Boundary Scan development environment, developed by GOEPEL electronic with currently 45 completely integrated ISP, test, and debug tools. Regarding the hardware, VarioTAP® is completely supported by the controllers of the SCANBOOSTER™ family, as well as by the hardware platform SCANFLEX®.</p>]]></content:encoded>
			<category>Boundary Scan</category>
			
			
			<pubDate>Wed, 18 Aug 2010 07:49:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title>In-System Emulation Technology VarioTAP&lt;sup&gt;®&lt;/sup&gt; supports ARM11&lt;sup&gt;®&lt;/sup&gt; Core</title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=541&#38;cHash=89d56bab1b</link>
			<description>GOEPEL electronic has developed a dedicated model library for processors with ARM11 architecture...</description>
			<content:encoded><![CDATA[<p>GOEPEL electronic, worldwide leading vendor of JTAG/Boundary Scan solutions compliant to IEEE1149.x has developed a dedicated model library for processors with ARM11<sup>®</sup> architecture that supports the innovative emulation technology VarioTAP<sup>®</sup>.</p>
<p>The libraries, described as VarioTAP<sup>®</sup> models, are structured modularly as intelligent IP and enable a complete fusion of Boundary Scan test and JTAG emulation. Employing this technology, embedded or external Flash can be in-system programmed via the native processor function. Furthermore, VarioTAP<sup>®</sup> supports interlaced Bus Emulation Tests (BET) and System Emulation Tests (SET) for extended JTAG/Boundary Scan functionality.</p>
<p>“The new VarioTAP<sup>®</sup> models supporting the ARM architecture are another important step towards the fast VarioTAP<sup>®</sup> technology qualification for all ARM cores”, says Steffen Koehler, team manager Emulation Test in GOEPEL electronic’s JTAG/Boundary Scan Division. “In completed customer projects in telecommunication and multimedia, they enable a significant increase in fault coverage as well as Flash programming speed on a unique platform compared to hitherto utilised instrumentations.“</p>
<p>The VarioTAP IP-models for ARM11 will constantly be extended, and can be used for all implementations of these cores into respective MCU of chip providers. A multitude of possible configurations incl. multi-processor and multi-core applications are supported. The adaptive streaming technology of the TAP signals allows emulation tests to be carried out in parallel or interactively to Boundary Scan tests within a test program.</p>
<p>In the flash programming both NOR and NAND flash are supported, whereas the so-called bad block handling can be realised in a standardised or customised version. </p>
<p>The use of VarioTAP<sup>® </sup>does not require expert background knowledge, additional development tools or processor-specific pods, which makes the handling easy and uncomplicated.</p>
<p>Due to the OEM cooperation with all leading vendors of In-Circuit Testers (ICT), Manufacturing Defect Analysers (MDA), Flying Probe Testers (FPT) and Functionality Testers (FCT), the new solution is available for production with immediate effect.</p>
<p>The new VarioTAP<sup>®</sup> IP-models are supported beginning with SYSTEM CASCON™ version 4.5.3 and are activated by the licence manager like the system software. SYSTEM CASCON™ is a special JTAG/Boundary Scan development environment designed by GOEPEL electronic with currently 45 completely integrated ISP, test and debug tools. In regard to hardware, VarioTAP<sup>®</sup> is supported by the controllers of the SCANBOOSTER<sup>®</sup> series and the hardware platform SCANFLEX<sup>®</sup>.</p>]]></content:encoded>
			<category>Boundary Scan</category>
			
			
			<pubDate>Mon, 16 Aug 2010 14:38:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title>GOEPEL electronic expands GATE program in China</title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=539&#38;cHash=d1111156cb</link>
			<description>GOEPEL electronic announces the extended incorporation of Vayo Technology Co. Ltd into the global...</description>
			<content:encoded><![CDATA[<p>GOEPEL electronic, worldwide leading vendor of JTAG/Boundary Scan solutions compliant with IEEE1149.x announces the extended incorporation of Vayo Technology Co. Ltd into the global alliance program GATE™ (GOEPEL Associated Technical Experts).</p>
<p>The focus of the cooperation is the development and practical implementation of new products and modules based on JTAG/Boundary Scan instrumentation as well as enhancements in the integration of the leading JTAG/Boundary Scan solution SCANFLEX<sup>®</sup> related to SYSTEM CASCON<sup>™</sup> as well as SCANBOOSTER™ technology in existing test systems. </p>
<p>“With VAYO we found a strong technology &amp; business partner in China who works at developing and supplying advanced Manufacturing technology”, says Ralph Dressler, the regional GATE Program Manager and Head of GOEPEL electronics Asia operation. “We view this cooperation as an important long term step to provide our customers advanced products and technologies combined with best in class support and service”.&nbsp; </p>
<p>“We see the great business value in integrating GOEPEL electronics’ Boundary Scan solutions into our Vayo Test Expert product for test engineering of electronics manufacturing. A complete range of testability analysis and test program development solutions will be offered to our existing and new customers”, Frank Liu, Vayo’s general manager stated. “We are very pleased to partner with GOEPEL electronic, as they are clearly the leader in Boundary Scan technology. And we look forward to contribute to their future business success in China.”</p>
<p>The company was incorporated into the GATE™ program at the highest level as “Centre of Expertise”. Besides the integration of GOEPEL electronic’s hardware and software platforms, VAYO develops test programs and is able to give customized seminars and trainings.</p>]]></content:encoded>
			<category>Boundary Scan</category>
			
			
			<pubDate>Wed, 04 Aug 2010 08:00:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title>GENESIS becomes GOEPEL electronic’s new GATE Partner in Singapore</title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=537&#38;cHash=1bbe77086e</link>
			<description>GOEPEL electronic announces the extended incorporation of Genesis Test Integration PTE Ltd (GTI)...</description>
			<content:encoded><![CDATA[<p>GOEPEL electronic, worldwide leading vendor of JTAG/Boundary Scan solutions compliant with IEEE1149.x announces the extended incorporation of Genesis Test Integration PTE Ltd (GTI) into the global alliance program GATE™ (GOEPEL Associated Technical Experts).</p>
<p>The focus of the cooperation is the integration of the leading JTAG/Boundary Scan solutions SCANFLEX<sup>®</sup> related to SYSTEM CASCON<sup>™</sup> as well as SCANBOOSTER<sup>™</sup> technology in their functional test fixtures. Thus, the customer will get a total test and integration solution from one source.</p>
<p>“I’m happy that we can now offer an improved support to our Singaporean customers”, says Ralph Dressler, the regional GATE Program Manager at GOEPEL electronics Asia. ”The first sophisticated projects are already successfully finished. Hence, the admission in our GATE partner program was a logical step for us.”</p>
<p>“By expanding and collaborating with GOEPEL electronic in JTAG/Boundary Scan test solution extends our business unit into new era providing an extensive full turnkey test solution package to our esteem customers”, says SK Chan, Director of GTI. “GTI looks forward to ensure the GATE program participation with GOEPEL electronic is taken to the highest level of excellence into the market.”</p>
<p>The company was incorporated into the GATE™ program as a Select Member and will be active in Singapore. Besides the integration of GOEPEL electronic’s Boundary Scan hardware and software GENESIS develops test programs and is able to give seminars and trainings.</p>]]></content:encoded>
			<category>Boundary Scan</category>
			
			
			<pubDate>Tue, 03 Aug 2010 07:31:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title> Boundary Scan Software Platform SYSTEM CASCON™ provides Test Vector Link for IEEE1450 (STIL) </title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=530&#38;cHash=33a3f92e06</link>
			<description>GOEPEL electronic, world-class vendor of JTAG/Boundary Scan solutions compliant with IEEE...</description>
			<content:encoded><![CDATA[<p>GOEPEL electronic, world-class vendor of JTAG/Boundary Scan solutions compliant with IEEE Std.1149.x introduces a new test vector interface as a new extension of its software platform SYSTEM CASCON™.<br />The newly developed vector link is based on IEEE1450 – Standard Test Interface Language (STIL) – and enables the seamless coupling during test pattern export, in particular to chip testers.<br />&nbsp;<br />“A whole series of chip manufactures already use our system to validate prototypes on board level. The universal STIL interface provides them a solution for seamless migration of complete test pattern to existing production testers”, announces Bettina Richter, Corporate Marketing Manager with GOEPEL electronic. “At the same time, this system extension enables a yet better compatibility and networking ability of our tools to available EDA and CAT environments on chip and at board level.”&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;<br /><br />The IEEE1450 interface’s central element is an export post processor that transfers existing test pattern to a respective STIL format. In addition to serial scan data, also parallel vectors including, expect and mask values as well as the necessary timing information are exported. <br />Beyond Std. IEEE1149.1 tests, the export post processor supports the transfer of IEEE1149.6 operations for the test of Advanced Digital Networks. <br /><br />On this basis, test pattern generated and verified in SYSTEM CASCON™ can seamlessly be migrated to a production tester. It does not matter whether test pattern have been generated automatically with ATPG or manually scripted. An import of IEEE1445 (DTIF) simulation data into the system environment with subsequent validation and later export as IEEE1450 is also possible. Additionally, identical cross transfers are supported for JESD71 (STAPL), SVF (Serial Vector Format), TDS (TSSI) and further formats.&nbsp; &nbsp;<br /><br />The new vector link for IEEE1450 is integrated as standard in the platform license from SYSTEM CASCON™ version 4.5.3 and is activated by the licence manager. <br /><br />The professional JTAG/Boundary Scan development environment SYSTEM CASCON™ has been created by GOEPEL electronic, and includes more than 45 completely integrated ISP, test, debug and design validation tools. <br /><br />For users with valid software maintenance contracts this enhancement release is available for down load free of charge.&nbsp; </p>]]></content:encoded>
			<category>Boundary Scan</category>
			<category>Software</category>
			
			
			<pubDate>Wed, 07 Jul 2010 08:21:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title>New Optical Inspection System for Automated Conformal Coat Inspection </title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=526&#38;cHash=fddc700b07</link>
			<description>GOEPEL electronic offers a system for the automated optical inspection of fluorescing conformal...</description>
			<content:encoded><![CDATA[<p>GOEPEL electronic offers a system for the automated optical inspection of fluorescing conformal coating. The TOM system (Teachable Optical Measurement) can be utilised for inspection of PCB coatings as well as PCB areas, which mustn’t be coated. The maximum PCB size is 460 X 400 mm. <br /><br />Because of its modular design, the system can be adjusted to specific test requirements. The range of possible standard camera configurations extends from one to multiple camera configurations (1 Megapixel to 5 Megapixel), as colour or black/white variant. Various illuminations for the visible and UV ranges (conformal coating) are available. <br /><br />The easy-to-use TOM Line system software enables an efficient and comfortable test program generation without prior programming knowledge. The range of optical test functions includes powerful algorithms for component presence, solder joint and shorts inspection, colour recognition as well as OCR.<br /><br />The integration of camera, illumination and software into customised system is also possible. </p>]]></content:encoded>
			<category>Industrial Vision Solutions</category>
			
			
			<pubDate>Thu, 01 Jul 2010 10:06:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title>In-System Emulation Technology VarioTAP® supports Analog Micro Controller from Analog Devices </title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=525&#38;cHash=c1b5a57614</link>
			<description>GOEPEL electronic, world-class vendor of JTAG/Boundary Scan solutions announces the development of...</description>
			<content:encoded><![CDATA[<p>GOEPEL electronic, world-class vendor of JTAG/Boundary Scan solutions announces the development of model libraries for Precision Analog ADµC706x micro controllers from Analog Devices for support of GOEPEL electronic’s innovative emulation technology VarioTAP®.<br />VarioTAP<sup>®</sup> model libraries are structured modular with IP (Intellectual Property) functions and enable a complete fusion of Boundary Scan test and JTAG Emulation. On this basis on-chip Flash can be in-system programmed. Additionally, VarioTAP® supports interlaced Bus Emulation Tests (BET) and System Emulation Tests (SET) for enhanced JTAG/Boundary Scan functionality. <br /><br />“In particular our customers in Industrial Control and Medicine Technology use the combination of precision ADC and performant processor integrated in the ADµC706x to implement high-performance smart sensor systems. Their problem of non available Boundary Scan inside the chips is now alternatively solved by our VarioTAP<sup>®</sup> technology”, says Thomas Wenzel, GOEPEL electronic’s managing director of the Boundary Scan Division. “Simultaneously, there are completely new test and programming strategies, such as the combination of dynamic emulation tests in interaction with external Boundary Scan I/O modules as well as the execution of high-speed Flash programming on a unique platform.” <br /><br />The VarioTAP<sup>®</sup> IP Models, supporting the ADµC706x enable the processor supported on-chip Flash programming as well as numerous emulation test functions for the on-chip periphery via the control of the integrated ARM7TDMI™ core. <br />Initially, all communication interfaces and GPIO functions can be dynamically tested on board level without applying a specific firmware. Afterwards, the embedded flash can be programmed. The combined process lasts no longer than some seconds, whereby the TAP signals’ adaptive streaming technology enables the execution of emulation tests parallel or interactively to Boundary Scan tests. For fault coverage extension external Boundary Scan test channels, e.g. GOEPEL electronic’s CION Modules™ can be utilised. <br />There are also hardware and software options for Gang handling of up to eight parallel UUT to increase production throughput. Test and programming times can be considerably reduced.<br />&nbsp;&nbsp; &nbsp;<br />In order to use VarioTAP®, the user does not need any specific background knowledge, additional development tools, or processor specific Pods, simplifying the handling and ensuring ease of use. <br />Through OEM cooperation with all leading vendors of In-Circuit-Testers (ICT), Manufacturing Defect Analyzers (MDA), Flying Probe Testers (FPT), and Functional Testers (FCT), these new capabilities are available immediately for production tests with such test equipment.<br /><br />The new VarioTAP<sup>®</sup> IP Models are supported by the Boundary Scan software SYSTEM CASCON™ Version 4.5.3, in combination with Boundary Scan controllers of the SCANBOOSTER™ series and the SCANFLEX® hardware platform. The models are enabled by the software’s license manager just like any of its other features. SYSTEM CASCON™ is a professional JTAG/Boundary Scan development environment, developed by GOEPEL electronic, featuring currently more than 40 fully integrated ISP, test, and debug tools. &nbsp;<br />VarioTAP<sup>®</sup> can be utilised in connection with the hardware controllers of the low-cost SCANBOOSTER™ series as well as the SCANFLEX<sup>®</sup> platform. </p>]]></content:encoded>
			<category>Boundary Scan</category>
			<category>Software</category>
			
			
			<pubDate>Thu, 01 Jul 2010 09:22:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title>GOEPEL electronic expands GATE Partner Program in Asia</title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=524&#38;cHash=faaee18b04</link>
			<description>GOEPEL electronic, worldwide leading vendor of JTAG/Boundary Scan solutions compliant with...</description>
			<content:encoded><![CDATA[<p>GOEPEL electronic, worldwide leading vendor of JTAG/Boundary Scan solutions compliant with IEEE1149.x announces the extended incorporation of Everett Charles Technologies (ECT) into the global alliance program GATE™ (GOEPEL Associated Technical Experts).<br />The focus of the cooperation is the development and practical implementation of new products and modules based on JTAG/Boundary Scan instrumentation as well as enhancements in the integration of JTAG/Boundary Scan products in existing test systems supported by Everett Charles Technologies. Their expertise in Functional Test, fixture and test design as well as ICT test program development combined with the leading JTAG/Boundary Scan test solution SCANFLEX<sup>® </sup>related to SYSTEM CASCON™ allows the customer to achieve best test coverage for their products. <br /><br />“Everett Charles Technologies is a world wide operating company”, says Ralph Dressler, the regional GATE Program Manager at GOEPEL electronics Asia. “We are glad to welcome the Singapore subsidiary in the GATE program. That ensures the best support of our world leading products for integration in ICT to our customers in Southeastern Asia.”<br /><br />“By expanding and collaborating with GOEPEL electronic in the field of Boundary Scan solutions, it adds another new dimension to ECT's ever ready passion for new developments in Test and it's wide range of partnerships &amp; collaborations”, says Nathan.K, Business Development Manager for ECT, Singapore. “ECT is looking forward to ensure the GATE program with Goepel is taken to the highest level of excellence.”<br /><br />The company based in Singapore was incorporated into the GATE™ program at the highest level as a Centre of Expertise (COE). ECT will be active for GOEPEL electronic in Singapore, Malaysia, Indonesia and Thailand.</p>
<p><br /><b>About Everett Charles Technologies</b><br />Everett Charles Technologies (ECT) is a world leading company in manufacture of electrical Test Products &amp; Solutions. ECT is widely known in the fixturing world with great knowledge &amp; expertise in ICT Programming solutions &amp; fixture manufacturing. With their global presence and partnership with some of the best experts in Test industry, ECT has made itself greatly visible as a solution provider to OEMs &amp; CEMs in their daily quest for test solutions. <br /><br /></p>]]></content:encoded>
			<category>Boundary Scan</category>
			<category>Unternehmen</category>
			
			
			<pubDate>Wed, 30 Jun 2010 09:43:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title>GOEPEL electronics, Geotest and Aster Technologies to host Seminars on Design for Test</title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=520&#38;cHash=5b99cddab1</link>
			<description>Focus on combining Design for Test Analysis Methods with Boundary Scan and Functional Test in...</description>
			<content:encoded><![CDATA[<p>GOEPEL electronics LLC, Geotest, and Aster Technologies will run free seminars and workshops that review the most recent advances in Boundary Scan technology and Functional Test strategies. The events will take place in Rochester, NY, Plainview, NY and Fairfield, NJ on June 22nd through 24th.<br />Attendees will learn how Boundary Scan test methods can be used for not only structural testing but also as an adjunct to functional test using the PXI platform. The seminars will include technical demonstrations of Boundary Scan tools and Functional Test development software and hardware.<br /><br />Engineers, who are interested in the topics of Design for Test, PXI and functional test, or already utilize Boundary Scan PCB testing equipment as well as parties involved in test and validation are invited to attend. They are welcome to learn how to maximize DFT capabilities and optimize overall test strategies. It will be demonstrated how to enhance test coverage using Boundary Scan, configure and build Functional Test Systems using PXI, and gain knowledge about the integration of Functional Test and Boundary Scan PXI instrumentation and software.<br /><br />For ore information and to register for any of the events, please visit <a href="http://www.goepelusa.com/events" target="_blank" >www.goepelusa.com/events</a> or <a href="http://www.eventbrite.com/org/386899470?s=1577252" target="_blank" >www.eventbrite.com</a>, or contact GOEPEL electronics directly at&nbsp;<a href="&#109;&#97;&#105;&#108;&#116;&#111;&#58;&#101;&#118;&#101;&#110;&#116;&#115;&#64;&#103;&#111;&#101;&#112;&#101;&#108;&#117;&#115;&#97;&#46;&#99;&#111;&#109;" class="mail" >events(at)goepelusa.com</a>.<br /><br /></p>]]></content:encoded>
			<category>Boundary Scan</category>
			
			
			<pubDate>Tue, 15 Jun 2010 10:55:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title>New Boundary Scan Integration Solution into Agilent In-Circuit Tester</title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=516&#38;cHash=c5d253a70c</link>
			<description>GOEPEL electronic and Agilent Technologies announce Availability of UCM3070 Boundary Scan plug-on...</description>
			<content:encoded><![CDATA[<p>GOEPEL electronic GmbH&nbsp; and Agilent Technologies Inc. (NYSE: A) announced the release of the UCM3070 Boundary Scan plug-on module for the <a href="http://www.home.agilent.com/agilent/product.jspx?nid=-33866.918155.00&amp;cc=SG&amp;lc=eng" target="_blank" >Agilent Utility Card</a> of the Agilent <i>Medalist</i> i3070 Series 5 In-Circuit tester. It is the first Boundary Scan solution for the Agilent Utility Card worldwide and a part of a marketing agreement between the two high-tech companies. This new integration allows the customer easily to combine the In-Circuit-Test from Agilent Technologies with Boundary Scan test from GOEPEL electronic in one machine.&nbsp; </p>
<p>“This collaboration brings about greater user flexibility when it comes to boundary scan testing for printed circuit board assemblies,” said Bettina Richter, marketing manager of GOEPEL electronic. “With the UCM3070 our customers have the opportunity to use their Boundary Scan test, generated with our SYSTEM CASCON<sup>TM</sup> software, on the Agilent <i>Medalist</i> i3070 Series 5 in-circuit test system.”</p>
<p>“The UCM3070 can easily integrate to the Agilent <i>Medalist</i> i3070 Series 5 through the Agilent Utility Card,” said Adrian Cheong, i3070 product manager of Agilent’s Measurement Systems Division. “This provides an opportunity for our customers to save on test development time when they have already developed a boundary scan test during prototype or even at the new product introduction stage using GOEPEL electronic’s SCANBOOSTER™ product.”</p>
<p>The UCM3070 module can be fitted on the Agilent Utility Card, which communicates with the host system via USB and is based on SCANBOOSTER™ architecture for test clock (TCK) of up to 16 MHz. The Agilent validated plug-on card enables GOEPEL electronic’s Boundary Scan test with two test access ports (TAPs 1.8 V to 4.5 V), eight parallel interface ports (PIPs) for faster flash programming and optional analogue channels. The self test of the device rounds off the hardware package. </p>
<p>SYSTEM CASCON™ is integrated via an Agilent standardized software interface for Utility Cards that is introduced with the i3070 Series 5. &nbsp;</p>
<p>The UCM3070 Boundary Scan plug-on module is available from GOEPEL electronic and its worldwide network of resellers, or directly from Agilent Technologies.</p>
<p><b>About Agilent Technologies:</b><br />Agilent Technologies Inc. (NYSE: A) is the world’s premier measurement company and a technology leader in communications, electronics, life sciences and chemical analysis. The company’s 16,000 employees serve customers in more than 110 countries. Agilent had net revenues of $4.5 billion in fiscal 2009. Information about Agilent is available on the Web at <a href="http://www.agilent.com" target="_blank" >www.agilent.com</a>.</p>]]></content:encoded>
			<category>Boundary Scan</category>
			<category>Integration</category>
			
			
			<pubDate>Tue, 08 Jun 2010 10:01:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title>New low cost Boundary Scan Controller for PCI Express</title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=515&#38;cHash=48250bf437</link>
			<description>At the SMT/Hybrid/Packaging trade show GOEPEL electronic, world-class vendor of JTAG/Boundary Scan...</description>
			<content:encoded><![CDATA[<p>At the SMT/Hybrid/Packaging trade show GOEPEL electronic, world-class vendor of JTAG/Boundary Scan solutions compliant with IEEE Std. 1149.x, introduced the SCANBOOSTER/PCIe-DT, a new high-performance, and low cost Boundary Scan controller, as an addition to the company’s SCANBOOSTER™ product line.</p>
<p>The new Boundary Scan controller is compliant with the PCI Express bus specification and supports JTAG/Boundary Scan tests, VarioTAP<sup>®</sup> emulation tests, in-system programming (ISP) for PLD and FPGA, as well as in-system programming for Flash serial EEPROM devices of moderate size.</p>
<p>“Combining the PCI Express bus bandwidth with SCANBOOSTER™ architecture’s flexibility allows us to provide high-performance solutions for cost-sensitive applications”, says Bettina Richter, GOEPEL electronic’s Corporate Marketing Manager. “At the same time, we take account of the tendency of increasing utilisation of PCI Express as part of the solution platform. The cross compatibility to the existing PCI solutions enables our customers a seamless migration. “ </p>
<p>SCANBOOSTER/PCIe-DT consists of a PCIe plug-in card coupled with an external TAP transceiver unit, up to four meters apart. It features two separate Test Access Ports (TAPs) and supports a programmable TCK frequency up to 16 MHz. Exchangeable TAP Interface Cards (TIC) make the controller flexible and future-proofed. Test bus parameters such as output and input voltage as well as output and input impedance can be programmed independently for both TAPs. </p>
<p>As additional resources, the controller provides 32 voltage-level-programmable, dynamic Parallel I/O, two ADC/DAC channels, external trigger signals, and three static I/O. Thus, it is ready to be deployed for extended test and PLD/Flash programming operations.</p>
<p>Programs developed for the controller are cross-compatible with any controller of the SCANBOOSTER™ series or the innovative SCANFLEX<sup>®</sup> Boundary Scan platform.</p>
<p>SCANBOOSTER/PCIe-DT is fully supported by the industry leading Boundary Scan software SYSTEM CASCON™. SYSTEM CASCON™ is the only completely integrated development environment with a powerful Mixed-Signal programming language (CASLAN) for IEEE Std.1149.x, featuring more than 40 tools for Automatic Test Program Generation (ATPG), pin-fault diagnostics, VarioTAP® emulation test, in-system programming (ISP), debugging, schematic and layout visualisation, and more.</p>]]></content:encoded>
			<category>Boundary Scan</category>
			<category>Hardware</category>
			
			
			<pubDate>Tue, 08 Jun 2010 09:58:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title>Functional Extensions in GOEPEL electronic’s AOI/AXI Systems</title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=514&#38;cHash=f9b5000172</link>
			<description>At this year’s SMT/Hybrid/Packaging in Nuremberg/Germany, GOEPEL electronic once again introduces...</description>
			<content:encoded><![CDATA[<p>At this year’s SMT/Hybrid/Packaging in Nuremberg/Germany, GOEPEL electronic once again introduces new functions in its AOI/AXI systems for quality assurance in electronics manufacturing.</p>
<p>The OptiCon series in-line systems newly feature the opportunity of a <b>3D solder paste inspection and AOI, combined in one system. </b>The inspection machines can efficiently be utilised for both test tasks – integrated in a production line or offline as so called “isle solution”. The combination of AOI and 3D paste inspection results in a significant cost reduction because users don’t have to apply two different systems. Due to specific requirements to the 3D solder paste inspection, the system is freely scalable in terms of measurement accuracy and inspection speed. </p>
<p>In addition to the introduction of the worldwide unrivalled angled-view inspection module <b>“Chameleon” enhanced to support colour</b>, GOEPEL electronic presents the new version of its AOI system software <b>OptiCon PILOT 5.1</b>. The new version’s critical features are new functions for an even faster test program generation incl. debug process. With regard to a safe fault evaluation, up to eight additional angled views for analysis are available at the verification station. &nbsp;&nbsp;</p>
<p>The x-ray inspection system (AXI) <b>OptiCon X-Line 3D has also been extended</b>. The system offers a maximum fault detection based on a layered reconstruction (e.g. at BGA balls). It guarantees a fast and convenient test program generation by using a consistent library for all solder joints and components of the same type. &nbsp;</p>
<p>Furthermore, the verification station enables a reliable fault analysis by illustrative visualisation in 3D and single layers.</p>
<p>“The SMT show will indicate the direction the electronics industry is heading”, says Jens Kokott, Team Manager of GOEPEL electronic’s AOI department. “We are well positioned and make further important steps towards establishing our solutions on top of the market by introducing new functions in our AOI/AXI systems.”</p>]]></content:encoded>
			<category>AOI</category>
			
			
			<pubDate>Tue, 08 Jun 2010 09:55:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title>Boundary Scan Software Platform SYSTEM CASCON™ automatically generates Project Documentations</title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=513&#38;cHash=03572383d6</link>
			<description>At the trade show SMT/Hybrid/Packaging GOEPEL electronic, world-class vendor of JTAG/Boundary Scan...</description>
			<content:encoded><![CDATA[<p>At the trade show SMT/Hybrid/Packaging GOEPEL electronic, world-class vendor of JTAG/Boundary Scan solutions compliant with IEEE Std.1149.x introduced a special documentation generator within the frame of the Boundary Scan software platform SYSTEM CASCON™.&nbsp; The newly developed tool named CASCON ProjectPublisher™ enables a full automation in generating complete project documentations and involves all relevant design and application information.</p>
<p>“Based on the new ProjectPublisher™ our system software is the very first to provide automatic documentation for increasingly complex projects including all the necessary NPI information”, says Jan Heiber, Team Manager of GOEPEL electronic’s Boundary Scan Application Department. “This automation prevents manual faults and ensures the project documents’ completeness. At the same time, our systems offer the opportunity to implement quality standards such as ISO9001 even better.”</p>
<p>The CASCON ProjectPublisher™ is able to extract specific texts, graphics and additional information from the entire project and system basis and subsequently generate the documentation as XML, HTML or PDF files. Type and scope of the published data are freely definable by the user. </p>
<p>For instance, design reports for the development can be generated as well as specific fault coverage reports with respective explanations, graphics and layout displays for production test. Also possible are selective documentations of test programs with comments and graphical manipulation instructions for system operators as well as the generation of an extensive documentation to be stored in an archive for later usage in the case of burden of proof compliant with ISO9001. </p>
<p>Hence, the tool can be universally utilised for in-house processes but cooperation with third parties such as test houses or design houses. </p>
<p>The new features for automated project documentation are currently integrated as standard in the platform license from SYSTEM CASCON™ version 4.5.3. </p>
<p>The professional JTAG/Boundary Scan development environment SYSTEM CASCON™ has been created by GOEPEL electronic, and includes more than 45 completely integrated ISP, test and debug tools. For users with valid software maintenance contracts the release is free of charge.</p>]]></content:encoded>
			<category>Boundary Scan</category>
			<category>Software</category>
			
			
			<pubDate>Tue, 08 Jun 2010 09:52:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title>New Boundary Scan fixture enables structural test  of AMC modules for ATCA systems</title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=511&#38;cHash=ad87d3fd3c</link>
			<description>Launch of CION Fixture™ /AMC, a new interface test fixture on the basis of the popular CION...</description>
			<content:encoded><![CDATA[<p>Cambridge/Birmingham, UK – At the National Electronics Week (NEW) GOEPEL electronic, worldwide leading vendor of JTAG/Boundary Scan solutions compliant with IEEE1149.x, announces the launch of CION Fixture™ /AMC, a new interface test fixture on the basis of the popular CION Fixture™ family.</p>
<p>The new low-cost fixture is compatible with the standard of Advanced Mezzanin Cards (AMC) for ATCA systems (Advanced Telecommunication Computing Architecture) and comes with a preset AMC slot, in which the card is inserted and connected to a TAP (Test Access Port) at the same time. The integrated IEEE 1149.1 and IEEE1149.6 test channels allow a structural test of all high speed and low speed signal pins.</p>
<p>“The AMC Mezzanin architecture allows highly modular ATC system solutions with standard interfaces for high speed signals like PCI Express or Gigabit LAN, which we are now able to test structurally with our new CION fixture already in the prototype stage,” says Karl Miles, UK sales Manager of GOEPEL electronics. “Using our new fixture, the testing gets more effective, and potential faults can be analysed faster and more precise, which saves money in the end.”</p>
<p>The CION Fixture™ /AMC supports compact, mid-size, and full-size modules with AMC B+ interface and is compatible with the PICMG AMC.0 R2.0 standard. The signal pins are tested via a dot1/dot6 interconnection test using a CION Module™ /FXT114S which is inserted into the fixture. For this, the AMC board must be equipped with corresponding IEEE1149.x test structures. In this connection, the scan path architecture can be configured flexibly.</p>
<p>The new hardware module is fully supported by all Boundary Scan controllers of the ScanBooster™ and SCANFLEX® family as well as by the Boundary Scan software platform SYSTEM CASCON™. SYSTEM CASCON™ is the most innovative, integrative Boundary Scan development environment for almost two decades now and comes with more than 40 completely integrated tools. Thus, the user can integrate the CION Fixture™/AMC easily in a test project, can generate the necessary test vectors automatically (ATPG), debug interactively if necessary, and visualise the faults graphically in the layout on the pin and net level.</p>]]></content:encoded>
			<category>Boundary Scan</category>
			
			
			<pubDate>Mon, 17 May 2010 13:24:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title>Boundary Scan Platform SCANFLEX® accesses new Debug Interfaces for Processor Emulation Test</title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=509&#38;cHash=2232da5799</link>
			<description>GOEPEL electronic introduces TIC020, another TAP Interface Card (TIC) within the frame of the...</description>
			<content:encoded><![CDATA[<p>GOEPEL electronic introduces <b>TIC020</b>, another TAP Interface Card (TIC) within the frame of the JTAG/Boundary Scan hardware platform SCANFLEX<sup>®</sup>.</p>
<p>The new TIC module features a programmable multi bus interface, which enables a nearly unlimited compatibility to numerous standardised and proprietary test and debug protocols and, consequently, several thousand micro controllers.</p>
<p>“Our new TIC hardware enables a completely new quality in the fusion of Boundary Scan and processor emulation. Now we can support virtually each kind of target and application using the same interface“, says Thomas Wenzel, co-founder of GOEPEL electronic and managing director of the JTAG/Boundary Scan Division. That means, we are the first vendor of such a universal solution and smooth the way for enhanced applications in processor assisted test and programming strategies at both board and system level. Additionally, in this innovation our awarded SCANFLEX<sup>®</sup> solution proves its future oriented architecture.”</p>
<p>TIC020 has specifically been developed for the combined utilisation with the adaptive streaming technology VarioTAP<sup>®</sup>, and in addition to common bus signals comprises of a number of further emulation signals that can flexibly be integrated into a streaming procedure. That brings TIC020 into the position to cover various protocols and target interfaces, among them the standards IEEE1149.1, IEEE1149.6, IEEE1149.7, IEEE1532 and IEEE-ISTO 5001, as well as plenty of non JTAG interfaces such as BDM (Background Debug Mode) from Freescale<sup>®</sup>, DAP (Device Access Port) from Infineon<sup>®</sup>, SBW (Spy-Bi-Wire) from Texas Instruments<sup>®</sup>, SWD (Serial Wire Debug) from ARM<sup>®</sup> and many more. &nbsp;</p>
<p>Because SCANFLEX<sup>®</sup> – in contrast to other systems – is based on a real parallel TAP architecture and doesn’t internally cascades the scan chains, applications with several different non JTAG targets can be implemented by utilising multiple TIC020 modules. For instance, the TAP Transceiver SFX-TAP8 supports up to eight independent interfaces, which can be controlled either separately or full synchronously for Gang applications. </p>
<p>The new solution has user benefits in the lab as well production. Prototypes can be tested and validated even faster per MCU without the necessary firmware. At the same time, dynamic fault coverage and test depth in general are increased in the production process. Furthermore, all test and programming procedures can be executed on the same platform and without utilising processor specific Pods, which results in an easier handling, cost reduction and increase in process effectivity. &nbsp;&nbsp;&nbsp;</p>
<p>The new TIC module series member has a compliant form factor with all existing first generation TAP Interface Cards, whereby applied SCANFLEX<sup>®</sup> TAP Transceivers can be easily upgraded by the user whilst protecting current investments. The electric characteristics such as flexible programmability of I/O signals and compensation of dynamic run time delay are also compliant. TIC020 is fully supported in the industry leading JTAG/Boundary Scan software SYSTEM CASCON™, which automatically recognizes the module via the AutoDetect feature. </p>
<p>Product shipping release is scheduled for fourth quarter of 2010.</p>]]></content:encoded>
			<category>Boundary Scan</category>
			<category>Hardware</category>
			
			
			<pubDate>Fri, 14 May 2010 07:28:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title>GOEPEL electronic adds CSI to GATE Partner Program</title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=508&#38;cHash=1da62be50e</link>
			<description>GOEPEL electronic announces the incorporation of the company Custom Systems Integration...</description>
			<content:encoded><![CDATA[<p>Austin, Texas – GOEPEL electronic announces the incorporation of the company Custom Systems Integration Incorporated (CSI) out of Endicott, NY into its global alliance program GATE™ (GOEPEL Associated Technical Experts).</p>
<p>The focus of the cooperation is the development and practical implementation of new products and modules based on JTAG/Boundary Scan instrumentation as well as enhancements in the integration of JTAG/Boundary Scan products in test systems CSI provides worldwide.</p>
<p>“We see the partnership between CSI and GOEPEL electronic as a key strategic alliance to position our world class JTAG/Boundary Scan products into CSI’s Custom Test Systems,” says Jim O’Leary, Director of North American Sales at GOEPEL electronics USA. “Adding Boundary Scan Test with SCANFLEX<a name="OLE_LINK2"></a><a name="OLE_LINK1"><sup>®</sup></a> and JTAG Emulation with VarioTAP<sup>®</sup> through the JTAG port will enable CSI to offer extended test coverage into their functional test systems.” </p>
<p>Dave Jones, General Manager of CSI adds, “In today’s custom ATE environment teaming up with a capability or product expert yields a better performing lower cost customer solution.&nbsp;CSI is proud to team with GOEPEL electronic who is clearly a capability and product expert.&nbsp; GOEPEL electronic’s JTAG/Boundary Scan expertise and products, which CSI will integrate into customer test solutions will translate into enhanced fault detection, better fault isolation, device programming and provide the optimal ATE system. If customer product uses JTAG/Boundary Scan, CSI will give an additional test capability in less time and at a lower cost with GOEPEL electronic.”&nbsp;</p>
<p>The US based company was incorporated into the GATE™ program as Standard Member.</p>]]></content:encoded>
			<category>Boundary Scan</category>
			<category>Unternehmen</category>
			
			
			<pubDate>Wed, 12 May 2010 13:19:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title>In-System Emulation Technology VarioTAP® extended to non JTAG Debug Interfaces for the first Time</title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=506&#38;cHash=ac0f6008a5</link>
			<description>During its „Boundary Scan Days® Germany“, GOEPEL electronic introduced the further development of...</description>
			<content:encoded><![CDATA[<p>During its „Boundary Scan Days<sup>®</sup> Germany“, GOEPEL electronic introduced the further development of the innovative emulation technology VarioTAP<sup>®</sup> for the support of non JTAG debug interfaces.</p>
<p>The new features enable the broad coverage of various proprietary debug architectures of different chip manufacturers without utilising processor specific pods. The first interfaces to be supported are the so called BDM interface (Background Debug Mode) and the MCU of the Freescale MPC5xx series with power architecture.</p>
<p>The available functionality of VarioTAP<sup>®</sup> ranges from Flash programming up to emulation test at system level.</p>
<p>“The new features for the equal treatment of JTAG and non JTAG interfaces are an important strategic step in our VarioTAP<sup>®</sup> roadmap, and extend this innovative emulation technology’s practical effectivity”, Bettina Richter, GOEPEL electronic’s Corporate Marketing Manager is glad to announce. “Our solutions rises to the position of being the most universal and flexible on the market – with far reaching customer benefits throughout the entire product life cycle for such important factors such as test quality, programming speed, investment costs and in particular time-to-market.”</p>
<p>Identically to existing principles, the non JTAG targets are connected to an available Access Port, whereby a mixture with JTAG targets via several ports is possible. By using the hardware platform SCANFLEX<sup>®</sup>, for example up to eight different targets can be controlled. Gang applications such as simultaneous Flash programming are also supported. </p>
<p>During the programming of embedded or external Flash, the script generation is done automatically. The IP functions for bus emulation and system emulation enable a functional test of on-chip interfaces without prior Flash firmware programming as well as the execution of customer defined program codes by means of a VarioTAP<sup>®</sup> model API.&nbsp; </p>
<p>The use of VarioTAP<sup>® </sup>does not require expert background knowledge, additional development tools or processor-specific pods, which makes the handling easy and uncomplicated.</p>
<p>Due to the OEM cooperation with all leading vendors of In-Circuit Testers (ICT), Manufacturing Defect Analysers (MDA), Flying Probe Testers (FPT) and Functionality Testers (FT), the new solution is available for production with immediate effect.</p>
<p>The new VarioTAP IP models are supported as standard starting from SYSTEM CASCON™ version 4.5.3, and are activated by the licence manager like the system software. SYSTEM CASCON™ is a professional JTAG/Boundary Scan development environment, developed by GOEPEL electronic with currently more than 40 completely integrated ISP, test, and debug tools. Regarding the hardware, VarioTAP® is completely supported by the controllers of the SCANBOOSTER™ family, as well as by the hardware platform SCANFLEX®.</p>]]></content:encoded>
			<category>Boundary Scan</category>
			<category>Software</category>
			
			
			<pubDate>Tue, 11 May 2010 07:46:00 +0200</pubDate>
			
		</item>
		
		<item>
			<title>New AOI Distributor for Hungary and Romania</title>
			<link>http://www.goepel.com/index.php?id=1200&#38;tx_ttnews%5Btt_news%5D=504&#38;cHash=41f40542d2</link>
			<description>GOEPEL electronic and InterElectronic agree on Cooperation</description>
			<content:encoded><![CDATA[<p>The German GOEPEL electronic GmbH and the Hungarian enterprise InterElectronic Hungary have entered a partnership to distribute systems for Automated Optical Inspection (AOI) of electronic assemblies. Starting April 2010, the Budapest based Company has been selling GOEPEL electronic’s AOI systems in Hungary and Romania. </p>
<p>“We signed this partnership with GOEPEL electronic in particular because of the Company’s product range”, says Károly Péics, CEO of InterElectronic Hungary. “GOEPEL electronic offers stand-alone as well as in-line AOI machines with different configurations, and therefore, provides solutions for various customer requirements and test tasks. We are looking forward to the cooperation and are sure to successfully penetrate to markets in Hungary and Romania.”</p>
<p>“The decision for InterElectrronic as new distributor for the strategically important Hungarian and Romanian markets fell especially due to their experience as single source supplier for the electronics manufacturing”, adds Alice Goepel, GOEPEL electronic’s International Sales Manager for AOI systems. “We are sure to improve our market position by this cooperation. The customer feedback in these markets to further enhance our AOI systems is of highest importance for us, too.” </p>
<p><b>About InterElectronic Hungary:</b></p>
<p>InterElectronic Hungary Ltd. provides complex turn-key solutions for the electronic industry with manufacturing, assembling, controlling &amp; repair. The Company gives complex services for all the products provided, from installing through training, servicing under and post warranty. They also offer professional counselling, manufacturing of special soldering units and even installation of whole manufacturing project.</p>]]></content:encoded>
			<category>AOI</category>
			
			
			<pubDate>Tue, 04 May 2010 14:08:00 +0200</pubDate>
			
		</item>
		
	</channel>
</rss>